

# *Real-Time & Embedded Systems 2019*



3

## Interfaces

Uwe R. Zimmer - The Australian National University



# Interfaces

## References

### [Burns2007]

Burns, A & Wellings, A  
*Concurrent and Real-Time Programming in Ada, edition*  
Cambridge University Press 2007

### [Motorola1996]

Motorola  
*Time Processing Unit*  
Reference Manual 1996 pp. 1-142

### [Motorola2000]

Motorola  
*MPC565 & MPC566*  
2000 pp. 1-1312

### [Peacock1997]

Peacock, GR  
*Standards for temperature sensors*  
<http://www.temperatures.com/resources/standards/>, 1997

### [Semiconductors1999]

National Semiconductors  
*LM 12L458 - 12 bit, Data Acquisition*  
1999 pp. 1-36


### [Semiconductors2002]

National Semiconductors,  
*ADC 08200 - 8 bit, 20 MSPS to 200 MSPS*  
Datasheet 2002 pp. 1-19



# Interfaces

## Real-Time Systems Components: Interfaces






# *Interfaces*

## *A/D, D/A & Interfaces*

### *Signal chain*



### *Original signal*


(Weakish, noise- and interference-affected, carries additional higher frequency signals)



# Interfaces

## A/D, D/A & Interfaces

### Signal chain



*Amplified signal*


(Stronger, noise- and interference-affected, carries additional higher frequency signals)



# Interfaces

## A/D, D/A & Interfaces

### Signal chain



*Filtered ("low passed") signal*


(Higher frequency signals have been eliminated – essential precondition for next stage)



# Interfaces

## A/D, D/A & Interfaces

### Signal chain



*Signal after sample-and-hold circuit*


(Samples are taken (over short time-span) and held until the next sample time)



# Interfaces

## A/D, D/A & Interfaces

### Signal chain




*Discrete values inside CPU memory (after A/D conversion)*  
(Discrete, quantized representation)



# Interfaces

## A/D, D/A & Interfaces

### Signal chain



*Discrete signal at CPU output gate*


(Discrete, quantized representation presented on digital output interface)



# Interfaces

## A/D, D/A & Interfaces

### Signal chain




*Analogue signal after D/A conversion*  
(Limited bandwidth leads to glitches in the analogue signal)



# Interfaces

## A/D, D/A & Interfaces

### Signal chain



*Smoothed ("deglitched") signal*


(Synchronized filter leads to predictable, analogue transition steps)



# Interfaces

## A/D, D/A & Interfaces

### Signal chain



*Filtered ("low passed") signal*


(Signals introduced by the conversion process are eliminated)



# *Interfaces*

## *A/D, D/A & Interfaces*

### *Sampling*




Sample data with frequency  $f_s$



# Interfaces

## *A/D, D/A & Interfaces*

### *Sampling*



Sample data with frequency  $f_s$


👉 Interpolation suggests a source signal



# Interfaces

## A/D, D/A & Interfaces

### Sampling




Sample data with frequency  $f_s$



# Interfaces

## A/D, D/A & Interfaces

### Sampling



Sample data with frequency  $f_s$


- 👉 Interpolation suggests a source signal —————
- 👉 The phenomenon of the wrongly observed signal at a lower frequency  $f_s$  is called **aliasing**. —————



# Interfaces

## A/D, D/A & Interfaces

### Nyquist's Criterion



👉 An analog signal with bandwidth  $f_a$  must be sampled at:

$$f_s > 2f_a$$


👉 Perfect measurements taken at  $f_s > 2f_a$  result in no information loss due to sampling.



# Interfaces

## A/D, D/A & Interfaces

### Nyquist's Criterion



👉 An analog signal with bandwidth  $f_a$  must be sampled at:

$$f_s > 2f_a$$

👉 Perfect measurements taken at  $f_s > 2f_a$  result in no information loss due to sampling.

👉 Due to actual (quantized) measurements: oversampling is required.



# Interfaces

## A/D, D/A & Interfaces

### Quantization

A resolution of  $N$  bits provides  $2^N$  possible discrete output levels:

- Smallest distinguishable value  $q$  (**Least Significant Bit or LSB**):


$$q = \frac{1}{2^N}$$

- Ratio  $\frac{1}{q}$  expressed in decibel (dB):

$$10 \log 2^{2N} = N \cdot 20 \log 2 \approx N \cdot 6.02 \text{ dB}$$

(Decibel (dB) is a ratio of powers defined as:

$$10 \log \frac{P_1}{P_0} \text{ or by signal amplitudes: } 10 \log \frac{A_1^2}{A_0^2}$$





# Interfaces

## A/D, D/A & Interfaces


### Quantization

The **mean square error** over one step:

$$\overline{E^2} = \frac{1}{q} \int_{-\frac{q}{2}}^{\frac{q}{2}} E^2 dE = \frac{q^2}{12}$$

**Root mean square (rms) noise voltage:**

$$\frac{q}{\sqrt{12}}$$





# Interfaces

## A/D, D/A & Interfaces


### Quantization

The signal  $S$  with respect to the rms noise:

$$\frac{S}{q} = S \cdot 2^N \sqrt{12}$$

or as the **signal to noise ratio** in decibel:

$$SNR[\text{dB}] = 10 \log \left( \frac{\overline{S^2}}{\frac{q^2}{12}} \right)$$





# Interfaces

## A/D, D/A & Interfaces

### Quantization

Assuming an ideal input signal:


$$F(t) = A \sin \omega t \text{ with } q = \frac{2A}{2^N} \text{ and } S^2 = \frac{A^2}{2}$$

then the signal to noise ratio is:

$$SNR[\text{dB}] = 10 \log \left( \frac{\overline{S^2}}{\frac{q^2}{12}} \right) = 10 \log \left( \frac{3 \cdot 2^{2N}}{2} \right)$$

$$SNR[\text{dB}] = 20N \log 2 + 10 \log \frac{3}{2}$$

$$SNR[\text{dB}] \approx N \cdot 6.02 + 1.76$$





# Interfaces

## A/D, D/A & Interfaces

### Quantization


Determining the **effective number of bits (ENOB)**:

$$SNR_{ideal} [\text{dB}] = 20N \log 2 + 10 \log \frac{3}{2}$$

👉  $ENOB = \frac{SNR_{actual} - 10 \log \frac{3}{2}}{20 \log 2}$

👉  $ENOB = \frac{SNR_{actual} - 1.76}{6.02}$

👉  $ENOB = N$  for  $SNR_{actual} = SNR_{ideal}$






# Interfaces

## A/D, D/A & Interfaces

### Quantization

Actual A/D converters are also characterized by:

- **Integral Non-Linearity (INL):** Maximal difference between the actual and ideal code centres.
- **Differential Non-Linearity (DNL):** Differences between successive code widths.
- **Missing codes:** reduce SNR by  $20 \log 2$  or 6.02 dB for each missing code.
- **Response time / Latency,**  
**Throughput / Maximal sampling rate**





# Interfaces

## *A/D, D/A & Interfaces*

### *A/D converters*

Some criteria to select the fitting A/D converter for an application:

- Throughput (maximal sampling frequency).
- Accuracy (ENOB, SNR).
- Latency (time from sensing to delivery).
- Power consumption.
- Complexity (also affects: price).

👉 Trade-offs are to be expected:


- Maximizing throughput will reduce accuracy and increase power consumption.
- Maximizing accuracy will reduce throughput and increase latency. (... other trade-offs)



# Interfaces

## A/D, D/A & Interfaces

### Integrating A/D converters (Single Slope)






# Interfaces

## A/D, D/A & Interfaces

### Integrating A/D converters (Single Slope)

Integrate a reference voltage  $U_{ref}$  until it matches the input voltage  $A_{IN}$ .

- **Sampling frequency** depends on input signal.
- **Accuracy** depends on  $U_{ref}$ , integrator and clock.
- **Simple** components.
- **Slow**  
(typically  $\sim 100\text{ Hz}$ )






# Interfaces

## A/D, D/A & Interfaces

### Integrating A/D converters (Dual Slope)






# Interfaces

## A/D, D/A & Interfaces

### Integrating A/D converters (Dual Slope)

Input voltage  $A_{IN}$  is integrated for a constant time. The integrator is then discharged by a constant reference voltage  $U_{ref}$ . The discharge time is measured and is proportional to  $A_{IN}$ .

- Can **smooth** the input signal, and **suppress** specific frequencies.






# Interfaces

## A/D, D/A & Interfaces

### Flash A/D converters






# Interfaces

## A/D, D/A & Interfaces

### Flash A/D converters

$2^N - 1$  concurrent comparators identify the signal in one step.

- **Fastest converter technology:** Single step conversion, minimal latency.
  - **Complex for higher resolution:** Required circuitry scales with  $2^N - 1$ .
  - **Accuracy depends on** the accuracy of the reference voltages.
- ☞ Typical applications: high speed, low resolution (e.g. video and radar converters).






# Interfaces

## A/D, D/A & Interfaces

### Pipelined A/D converters






# Interfaces

## A/D, D/A & Interfaces

### Pipelined A/D converters

$p$  pipeline stages with  $m$  bits each provide a  $pm$  bits converter. Each stage subtracts the analog value which has been converted (provides the rest as a residue value  $A_{RES}$ ) and accumulates the digital output.

- **Keeps the throughput** (almost): All pipeline stages operate concurrently.
- **Trades resolution for latency.**
- **Accuracy depends on components.**
- ☞ Typical applications:  
high resolution, high throughput, low cost.






# Interfaces

## A/D, D/A & Interfaces

### *Successive Approximation Register (SAR) converters*






# Interfaces

## A/D, D/A & Interfaces

### *Successive Approximation Register (SAR) converters*

Single bit A/D converter converts one bit at a time, starting with the most significant bit, e.g. comparing to  $\frac{1}{2}, \frac{1}{4}, \frac{1}{8}, \dots, \frac{1}{2^N}$  of full scale.

- **Minimal circuitry** – (almost) independent of resolution.
- **Typically slow**.
- **Accuracy** depends on the accuracy of the single bit ADC and the DAC.




- ☞ Typical applications: typically slow, low budget applications – yet can also be used in high accuracy applications.



# Interfaces

## A/D, D/A & Interfaces

### Tracking Register (TR) A/D converters






# Interfaces

## A/D, D/A & Interfaces

### Tracking Register (TR) A/D converters

Continuous single bit conversion compares the current digital output with the analog input and counts a register up/down accordingly.

- **Minimal circuitry** (no S&H) – (almost) independent of resolution.
  - **Speed** depends on amplitude changes in the input signal ↗ no constant sampling frequency.
  - **Accuracy** depends on the accuracy of the single bit ADC and the DAC.
- ☞ Typical applications: Tracking slowly changing signals at high frequency. Rarely used today.






# Interfaces

## A/D, D/A & Interfaces

### $\Sigma\Delta$ A/D converters





# Interfaces

## A/D, D/A & Interfaces


### $\Sigma-\Delta$ A/D converters

$+ U_{ref}$  or  $- U_{ref}$  is subtracted from the input signal and integrated.

The high frequent comparison of the integrator against ground results in a bitstream signal (which is also fed back).

The density of '1's in the bitstream represents the input signal.

The bitstream can be deployed as such or be translated into digital words of varying lengths.







# Interfaces

## A/D, D/A & Interfaces

### $\Sigma\Delta$ A/D converters

(Voltages)






# Interfaces

## *A/D, D/A & Interfaces*

### $\Sigma-\Delta A/D$ converters

The sampling frequency of the bitstream with respect to the digital output frequency (oversampling) determines accuracy.

- **Latency** depends on bitstream frequency.
- **Accuracy** depends on number of bits decimated.
- Method is inherently **linear**.



- ☞ Typical applications: High accuracy (typically 16-24 bits), moderate throughput (24bit high quality audio converters are usually of this type).




# Interfaces

## A/D, D/A & Interfaces

### $\Sigma-\Delta$ D/D converters

Digital form converts to bitstream or to analog.

☞ Typical application: Audio bitstreams.






# Interfaces

## A/D, D/A & Interfaces

### Higher order $\Sigma-\Delta$ A/D converters

Effective Number Of Bits (Signal to Noise Ratio) can be improved by adding further integrator stages.



- $\Sigma-\Delta$  converters are not subject to aliasing, as they implicitly implement a low pass filer via the integrators.




# Interfaces

## A/D, D/A & Interfaces

### Higher order $\Sigma\Delta$ A/D converters

Dependency of the accuracy on the sampling frequency of the bitstream with respect to the output frequency (oversampling).

- ☞ Theoretical/qualitative result only
  - achievable accuracy depends on more factors ☞ datasheets.





# Interfaces

## A/D, D/A & Interfaces

### A/D converters matrix

	Integrating	SAR	$\Sigma-\Delta$	Pipeline Flash	Flash
Throughput	$O\left(\frac{1}{2^N}\right)$	$O\left(\frac{1}{N}\right)$	throughput/ latency vs. accuracy	$O(1)$	$O(1)$
Latency	$O(2^N)$	$O(N)$	—	$O(p)$	$O(1)$
Accuracy	can be high	medium-high	typ. high accuracy	typ. low- medium	typ. low
Resolution	typ. 8-16 bit	typ. 8-24 bit	typ. 16-24 bit	typ. 8-16 bit	typ. 4-8 bit
Size / Components	$O(1)$	$O(1)$	$O(1)$	$O(p \cdot 2^m)$	$O(2^N)$
Notes	Can suppress some frequencies	Cost efficient and can be very accurate	Flexible architecture, typ. very accurate	Compromise between speed and cost	Fastest converter




# Interfaces

## A/D, D/A & Interfaces: Examples

### ADC 08200

(National Semiconductors)






# Interfaces

## A/D, D/A & Interfaces: Examples


### ADC 08200

(National Semiconductors)

High speed  
8 bit  
converter with  
2 flash stages  
and  
2 pipelines



typ. application: video processing  
– here: board by KNJN LLC, U.S.A.  
featuring four ADC 08200





# Interfaces

## *A/D, D/A & Interfaces: Examples*

### *ADC 08200 – Basic specifications*


- **Resolution:** 8 bit
- **Sampling frequency:** 10 - 200 (230) MHz
- **Differential Non-Linearity (DNL):**  $\pm 0.4$  LSB (typical),  $\pm 0.95$  LSB (max.)
- **ENOB:** 7.5 (at 4MHz), 7.3 (at 50MHz), 7.0 (at 100MHz)
- **No missing codes**
- **Power consumption** 1.05 mW/MSPS, 1 mW (power down)
- **Latency:** 6 cycles (pipeline delay)
- **Aperture** (sampling delay): 2.6 ns, with 2 ps rms jitter



# Interfaces

## A/D, D/A & Interfaces: Examples

### ADC 08200 – Timing






# Interfaces


## *A/D, D/A & Interfaces: Examples*

### *ADC 08200 – Non-Linearities*

Integral Non-Linearity





Differential Non-Linearity





# Interfaces

## A/D, D/A & Interfaces: Examples





# Interfaces

## *A/D, D/A & Interfaces: Examples*

### *LM12L458 – Basic specifications*

- **Channels:** 8 (multiplexed).
  - **Resolution:** 8 bit + sign or 12 bit + sign (SAR converter).
  - **Sampling frequency:** max. 106 kHz.
  - **Power consumption** 15 mW; 6 µW (power down, clocked stopped).
  - **Programmable** acquisition times, sequences and conversion rates.
  - 32 word conversion **FIFO buffer**.
  - **Self-calibration** and **diagnostic mode**.
  - 8 or 16 bit wide **data bus**.
- ☞ Typical applications: Data logging, process control, low power devices.



# *Interfaces*

## ***LM12L458 – Register bank***



# Interfaces

## LM12L458 – Instructions

A4	A3	A2	A1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0		Instruction RAM (RAM Pointer = 00)	R/W	Acquisition Time			Watch-dog	8/ $\overline{12}$	Timer	Sync	$V_{IN-}$			$V_{IN+}$			Pause	Loop	
0		to																			
1	1	1																			
0	0	0		Instruction RAM (RAM Pointer = 01)	R/W	Don't Care				>/ $\overline{<}$	Sign				Limit #1						
0		to																			
1	1	1														Limit #2					
0	0	0		Instruction RAM (RAM Pointer = 10)	R/W	Don't Care				>/ $\overline{<}$	Sign										
0		to																			
1	1	1																			

Instruction RAM entries consist of:

- **Loop** (1 bit): indicates the last instruction and branches to the first one.
- **Pause** (1 bit): halts the sequencer before this instruction.
- $V_{IN+}$ ,  $V_{IN-}$  (2 · 3 bits): select the input channels ('000' selects ground in  $V_{IN-}$ ).
- **Sync** (1 bit): wait for an external sync. signal before this instruction.
- **Timer** (1 bit): wait for a preset 16-bit counter delay before this instruction.



# Interfaces

## LM12L458 – Instructions

A4	A3	A2	A1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0				
0	0	0		Instruction RAM (RAM Pointer = 00)	R/W	Acquisition Time			Watch-dog	8/12	Timer	Sync	V <sub>IN-</sub>			V <sub>IN+</sub>			Pause	Loop					
0	0	0		Instruction RAM (RAM Pointer = 01)	R/W	Don't Care			>/<	Sign	Limit #1														
0	0	0		Instruction RAM (RAM Pointer = 10)	R/W	Don't Care			>/<	Sign	Limit #2														

Instruction RAM entries consist of (cont.):

- 8/12 (1 bit): selects the resolution (8 bit + sign or 12 bit + sign).
- **Watchdog** (1 bit): activates comparisons with two programmed limits.
- **Acquisition time D** (4 bits): the converter takes  $9 + 2D$  cycles (12 bit mode) or  $2 + 2D$  cycles (8 bit mode) to sample the input. Reasonable times depend on the input resistance and clock frequency:  $D \approx 0.45 \cdot R_s [\text{k}\Omega] \cdot f_{CLK} [\text{MHz}]$  for 12 bit conversions.
- Limits (2 · 9 bits, including sign and comparator): trigger levels for watchdog operation.





# Interfaces

## LM12L458 – Instructions

A4	A3	A2	A1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	Instruction RAM (RAM Pointer = 00)	R/W	Acquisition Time			Watch-dog	8/12	Timer	Sync	V <sub>IN-</sub>			V <sub>IN+</sub>			Pause	Loop	

Units\_Per\_Word : **constant** Integer := Word\_Size / Storage\_Unit;

**for** Instruction **use record**

EndOfLoop	<b>at</b> 0*Units_Per_Word <b>range</b> 0.. 0;
Pause	<b>at</b> 0*Units_Per_Word <b>range</b> 1.. 1;
Vplus	<b>at</b> 0*Units_Per_Word <b>range</b> 2.. 4;
Vminus	<b>at</b> 0*Units_Per_Word <b>range</b> 5.. 7;
Sync	<b>at</b> 0*Units_Per_Word <b>range</b> 8.. 8;
Timer	<b>at</b> 0*Units_Per_Word <b>range</b> 9.. 9;
Resolution	<b>at</b> 0*Units_Per_Word <b>range</b> 10..10;
Watchdog	<b>at</b> 0*Units_Per_Word <b>range</b> 11..11;
AquisitionTime	<b>at</b> 0*Units_Per_Word <b>range</b> 12..15;

**end record;**



# Interfaces

## LM12L458 – Instructions

A4	A3	A2	A1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	Instruction RAM (RAM Pointer = 00)	R/W	Acquisition Time				Watch-dog	8/12	Timer	Sync	V <sub>IN-</sub>				V <sub>IN+</sub>		Pause	Loop

```
for Instruction'Size      use 16; -- Bits
for Instruction'Alignment use 2;   -- Storage_Units (Bytes)
for Instruction'Bit_Order use High_Order_First;
type Instructions is array (0..7) of Instruction;
  pragma Pack (Instructions);
ADC_Instructions : Instructions;
for ADC_Instructions'Address use To_Address (16#0000132D#);
```



# Interfaces

## LM12L458 – Instructions

A4	A3	A2	A1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	Instruction RAM (RAM Pointer = 00)	R/W		Acquisition Time			Watch- dog	8/12	Timer	Sync		V <sub>IN-</sub>		V <sub>IN+</sub>		Pause	Loop	

ADC\_Instructions (0) := (EndOfLoop => False,  
Pause => False,  
Vplus => Ch0,  
Vminus => Gnd,  
Sync => True,  
Timer => False,  
Resolution => EightBit,  
Watchdog => False,  
AquisitionTime => 10);

ADC\_Instructions (1) := (EndOfLoop => True, -- last instruction  
Pause => False,  
Vplus => Ch1,  
Vminus => Ch2,  
Sync => False,  
Timer => False,  
Resolution => TwelveBit,  
Watchdog => False,  
AquisitionTime => 0);



# Interfaces

## LM12L458 – Instructions

A4	A3	A2	A1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	Instruction RAM (RAM Pointer = 00)	R/W		Acquisition Time			Watch- dog	8/12	Timer	Sync		V <sub>IN-</sub>		V <sub>IN+</sub>		Pause	Loop	

ADC\_Instructions (0) := (EndOfLoop => False,  
Pause => False,  
Vplus => Ch0,

Those assignments to the actual controller's registers will program the attached external controller (LM12L458) immediately.

AquisitionTime => 10);

ADC\_Instructions (1) := (EndOfLoop => True, -- last instruction  
Pause => False,  
Vplus => Ch1,  
Vminus => Ch2,  
Sync => False,  
Timer => False,  
Resolution => TwelveBit,  
Watchdog => False,  
AquisitionTime => 0);



# Interfaces

## *LM12L458 – Instructions*

A4	A3	A2	A1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	Instruction RAM (RAM Pointer = 00)	R/W	Acquisition Time				Watch-dog	8/12	Timer	Sync	V <sub>IN-</sub>				V <sub>IN+</sub>			Pause	Loop
0		to																				
1	1	1																				

## *Data structures in 'C':*

```
enum ChannelPlus {Ch0=0, Ch1, Ch2, Ch3, Ch4, Ch5, Ch6, Ch7};  
enum ChannelMinus {Gnd=0, Ch1, Ch2, Ch3, Ch4, Ch5, Ch6, Ch7};  
enum Resolutions {TwelveBit=0, EightBit};
```

```
struct {  
    unsigned int EndOfLoop : 1;  
    unsigned int Pause : 1;  
    ChannelPlus Vplus : 3;  
    ChannelMinus Vminus : 3;  
    unsigned int Sync : 1;  
    unsigned int Timer : 1;  
    Resolutions Resolution : 1;  
    unsigned int Watchdog : 1;  
    unsigned int AquisitionTime : 4;  
} Instruction;
```



# Interfaces

## *LM12L458 – Instructions*

A4	A3	A2	A1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	Instruction RAM (RAM Pointer = 00)	R/W	Acquisition Time			Watch-dog	8/12	Timer	Sync	V <sub>IN-</sub>			V <sub>IN+</sub>			Pause	Loop	

## *Data structures in 'C':*

```
Instruction    InstructionsA[8];  
InstructionsA *Instructions;  
Instructions = 0x0000132D;  
  
*Instructions (0).EndOfLoop      = 0;  
*Instructions (0).Pause        = 0;  
*Instructions (0).Vplus        = Ch0;  
*Instructions (0).Vminus       = Gnd;  
*Instructions (0).Sync          = 1;  
*Instructions (0).Timer         = 0;  
*Instructions (0).Resolution    = EightBit;  
*Instructions (0).Watchdog      = 0;  
*Instructions (0).AquisitionTime = 10;
```



# Interfaces

## *LM12L458 – Instructions*

A4	A3	A2	A1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	Instruction RAM (RAM Pointer = 00)	R/W	Acquisition Time				Watch-dog	8/12	Timer	Sync	V <sub>IN-</sub>				V <sub>IN+</sub>		Pause	Loop

Instruction      InstructionsA[],

InstructionsA \*Instructions;

Instructions = 0x0000132D;

\*Instructions (0).In10fLoop      = 0;

\*Instructions (0).Pause      = 0;

\*Instructions (0).Vplus      = Ch0;

\*Instructions (0).Vminus      = Gnd;

\*Instructions (0).Sync      = 1;

\*Instructions (0).Timer      = 0;

\*Instructions (0).Resolution      = EightBit;

\*Instructions (0).Watchdog      = 0;

\*Instructions (0).AquisitionTime      = 10;

*Data structures in 'C': as  
not portable as  
record- and bit-  
ordering  
are undefined in C*



# Interfaces

## *LM12L458 – Instructions*

A4	A3	A2	A1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	Instruction RAM (RAM Pointer = 00)	R/W	Acquisition Time				Watch-dog	8/12	Timer	Sync	V <sub>IN-</sub>				V <sub>IN+</sub>		Pause	Loop

☞ In C: use macro-assembler style programming instead:

Read up on the local bit and byte ordering and set bits inside an int:

```
unsigned int setbits (unsigned int *r,
                      unsigned int n,           /* set n bits      */
                      unsigned int p,           /* at position p   */
                      unsigned int x)           /* to bitstring x */
```

{

```
    unsigned int mask;
    mask  = ~(~0 << n);
    *r    &= ~(mask << p);
    *r    |= (x & mask) << p;
    return (*r);
```

}



# Interfaces

## *LM12L458 – Configuration register*

A4	A3	A2	A1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	Configuration Register	R/W					DIAG	Test = 0	RAM Pointer	I/O Sel	Auto Zero <sub>ec</sub>	Chan Mask	Stand-by	Full CAL	Auto-Zero	Reset	Start	

Configuration register entries consist of:

- **Start** (1 bit): starts the sequencer.
- **Reset** (1 bit): sets the instruction pointer to '000'.
- **Auto-Zero** (1 bit): triggers a 'short' calibration (76 cycles – 1 offset sample).
- **Full-Cal** (1 bit): initiates a full calibration (4944 cycles, 8 samples) ↗ interrupt.
- **Stand-by** (1 bit): disconnects the external clock and preserves the registers.  
After powering up again (~ 10 ms): a specific interrupt is issued.
- **Chan-Mask** (1 bit): format selection for the FIFO output registers.



# Interfaces

## *LM12L458 – Configuration register*

A4	A3	A2	A1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	Configuration Register	R/W					DIAG	Test = 0	RAM Pointer	I/O Sel	Auto Zero <sub>ec</sub>	Chan Mask	Stand-by	Full CAL	Auto-Zero	Reset	Start	

Configuration register entries consist of (cont.):

- **Auto-Zero<sub>ec</sub>** (1 bit): auto-zeros the ADC automatically in every conversion.
- **I/O Sel** (1 bit): sets the Sync pin to input or output mode.
- **RAM Pointer** (2 bits): selects the current (16-bit) part in each 48-bit instruction.
- **Test=0** (1 bit): production testing mode: leave this bit at '0'.
- **DIAG** (1 bit): connects  $V_{IN+}$  and  $V_{IN-}$  to  $V_{REF+}$  and  $V_{REF-}$  for testing purposes.



# Interfaces

## *LM12L458 – Sequencer*

```
IP := 0;  
loop  
    repeat  
        if Auto_Zero or Full_Cal then Calibrate;  
    until Start_bit;  
if Instr (IP).Timer then Run_Timer;  
Current_Signal := Aquisition (Instr (IP).Aquisition_Time);  
if Instr (IP).Watchdog then begin  
    if Instr (IP).Sync then Wait_for_external_sync;  
    Compare (Current, Instr (IP).Limit_1);  
    if Instr (IP).Sync then Wait_for_external_sync;  
    Compare (Current, Instr (IP).Limit_2);  
else  
    if Instr (IP).Sync then Wait_for_external_sync;  
    Convert_and_store_in_FIFO (Current_Signal);  
end;  
if Instr (IP).Loop then IP := 0;  
    else IP := IP + 1;  
end loop;
```



# Interfaces

## LM12L458 – Conversion FIFO

A4	A3	A2	A1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0	Conversion FIFO	R	Address or Sign	Sign	Conversion Data: MSBs	Conversion Data: LSBs												

Conversion FIFO buffer is a *read-only* register:

- Every *read* on this address will *delete* this result from the internal memory and will shift the next result into the visible conversion FIFO register.
  - The FIFO holds up to 32 conversion results.
  - Data will be lost, if the results are not read fast enough to prevent a buffer overrun.
- ☞ The controller can issue specific interrupts or initiate a DMA transfer, when a given number of results are accumulated or a certain instruction is completed.



# Interfaces

## LM12L458 – Data transfer options

A4	A3	A2	A1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
1	0	0	1	Interrupt Enable Register	R/W									Sequencer Address to Generate INT1	INT7	Don't Care	INT5	INT4	INT3	INT2	INT1	INT0
1	0	1	0	Interrupt Status Register	R								Address of Sequencer Instruction being Executed	INST7	"0"	INST5	INST4	INST3	INST2	INST1	INST0	

### Interrupts:

- Can be associated by an existing instruction and/or triggered by a specific number of conversion results.
- ☞ The interrupt can be handled by another controller, DMA mechanism, or the actual CPU.

### Polling:

- ☞ In dedicated, high integrity, or low latency controller setups the client controller/CPU will poll rather than wait for interrupts.





# Interfaces

## A/D, D/A & Interfaces: Examples

### LM12L458

(National Semiconductors)





# Interfaces

## A/D, D/A & Interfaces: Examples: STM32F4

### Control Register 2

```
type ADC_CR2 is record
    ADON      : Enabler;           -- A/D Converter ON / OFF (read & write)
    CONT      : CONT_Options;     -- Continuous conversion (read & write)
    Reserved_1: Bits_6;
    DMA       : Enabler;           -- Direct memory access mode (for single ADC mode) (read & write)
    DDS       : Enabler;           -- DMA disable selection (for single ADC mode) (read & write)
    EOCS      : Enabler;           -- End of conversion selectionat (read & write)
    ALIGN     : ALIGN_Options;     -- Data alignment (read & write)
    Reserved_2: Bits_4;
    JEXTSEL   : JEXTSEL_Options;  -- External event select for injected group (read & write)
    JEXTEN    : EXTN_Options;      -- External trigger enable for injected channels (read & write)
    JSWSTART   : Enabler;          -- Start conversion of injected channels (read & write)
    Reserved_3: Bit;
    EXTSEL    : EXTSEL_Options;   -- External event select for regular group (read & write)
    EXTN      : EXTN_Options;      -- External trigger enable for regular channels (read & write)
    SWSTART    : Enabler;          -- Start conversion of regular channels (read & write)
    Reserved_4: Bit;
end record with Volatile, Size => Word'Size;
```



# Interfaces

## A/D, D/A & Interfaces: Examples: STM32F4

### Control Register 2

```
for ADC_CR2 use record
    ADON      at 0 range 0 .. 0; -- A/D Converter ON / OFF (read & write)
    CONT      at 0 range 1 .. 1; -- Continuous conversion (read & write)
    Reserved_1 at 0 range 2 .. 7;
    DMA       at 0 range 8 .. 8; -- Direct memory access mode (for single ADC mode) (read & write)
    DDS       at 0 range 9 .. 9; -- DMA disable selection (for single ADC mode) (read & write)
    EOCS      at 0 range 10 .. 10; -- End of conversion selection (read & write)
    ALIGN     at 0 range 11 .. 11; -- Data alignment (read & write)
    Reserved_2 at 0 range 12 .. 15;
    JEXTSEL   at 0 range 16 .. 19; -- External event select for injected group (read & write)
    JEXTEN    at 0 range 20 .. 21; -- External trigger enable for injected channels (read & write)
    JSWSTART   at 0 range 22 .. 22; -- Start conversion of injected channels (read & write)
    Reserved_3 at 0 range 23 .. 23;
    EXTSEL    at 0 range 24 .. 27; -- External event select for regular group (read & write)
    EXTN      at 0 range 28 .. 29; -- External trigger enable for regular channels (read & write)
    SWSTART    at 0 range 30 .. 30; -- Start conversion of regular channels (read & write)
    Reserved_4 at 0 range 31 .. 31;
end record;
```



# Interfaces

## A/D, D/A & Interfaces: Examples: STM32F4

### Control Register 2

```
ADC_CR2_Reset : constant ADC_CR2 :=  
  (ADON      => Disable,           -- A/D Converter ON / OFF (read & write)  
   CONT       => Single,            -- Continuous conversion (read & write)  
   Reserved_1 => 0,  
   DMA        => Disable,           -- Direct memory access mode (for single ADC mode) (read & write)  
   DDS        => Disable,           -- DMA disable selection (for single ADC mode) (read & write)  
   EOCS       => Disable,           -- End of conversion selectionat (read & write)  
   ALIGN      => Right,             -- Data alignment (read & write)  
   Reserved_2 => 0,  
   JEXTSEL    => Timer_1_CC4_event, -- External event select for injected group (read & write)  
   JEXTEN     => Disabled,          -- External trigger enable for injected channels (read & write)  
   JSWSTART    => Disable,           -- Start conversion of injected channels (read & write)  
   Reserved_3 => 0,  
   EXTSEL     => Timer_1_CC1_event, -- External event select for regular group (read & write)  
   EXTN       => Disabled,          -- External trigger enable for regular channels (read & write)  
   SWSTART    => Disable,           -- Start conversion of regular channels (read & write)  
   Reserved_4 => 0);
```



# Interfaces

## *Micro-controllers*

### *Micro-controller definition*

☞ Short: “Computer system on a chip”

Typical elements found in a micro-controller include:



- CPU (typ. 4-64 bit word size) – also as multi-cores.
- Memory (typ. a few hundred Bytes to many MBytes) as RAM, ROM, EPROM and/or Flash.
- Clock generator.
- Timers and general interrupt logic.
- Basic I/O (often as multiple, partly autonomous I/O units):
  - General purpose digital I/O lines – often combined with PWM generators, signal width detectors, counters, watchdog- or timer-triggers.
  - A/D and D/A converters (typ. 6-12 bit).
- Higher level I/O channels: Ethernet, UART, I<sup>2</sup>C, Fast serial, Can-bus, ...



# Interfaces

## Micro-controller examples

### MC68HC05






# Interfaces

## Micro-controller examples

### MC68HC05

- **Clock:** max. 2.1 MHz internal (4.2 MHz external).
- **RAM:** 176 bytes.
- **ROM:** 5936 bytes.
- **EEPROM:** 256 bytes.
- **Power** saving modes (stop, wait, slow).
- **Serial:** 46-76800 baud (at 2.4576 MHz)  
79-131072 baud (at 4.194394 MHz).
- **Parallel I/O:** 3 · 8 bit; Parallel in: 1 · 8 bit.
- **Timers:** 1 · 16 bit.
- **A/D:** 8 channels, 8 bit.
- **PWM:** 2 generators.






# Interfaces

MAIN	BRCLR	6, TSR, MAIN	<i>;Loop here till Output Compare flag set</i>
	LDA	OCMP+1	<i>;Low byte of Output Compare register</i>
	ADD	#\$D4	<i>;Add</i>
	STA	TEMPA	<i>;Save till high half calculated</i>
	LDA	OCMP	<i>;High byte of Output Compare register</i>
	ADC	#\$30	<i>;Add (+carry)</i>
	STA	OCMP	<i>;Update high byte of Output Compare register</i>
	LDA	TEMPA	<i>;Get low half of updated value</i>
	STA	OCMP+1	<i>;Update low half and reset Output Compare flag</i>
	LDA	TIC	<i>;Get current TIC value</i>
	INCA		<i>;TIC := TIC + 1</i>
	STA	TIC	<i>;Update TIC</i>
	CMP	#20	<i>;20th TIC?, 1 second passed?</i>
	BLO	NOSEC	<i>;If not, skip next clear</i>
	CLR	TIC	<i>;Clear TIC on 20th</i>
NOSEC	EQU	*	
	JSR	TIME	<i>;Update time-of-day &amp; day-of-week</i>
	JSR	KYPAD	<i>;Check/service keypad</i>
	JSR	A2D	<i>;Check Temp Sensors</i>
	JSR	HVAC	<i>;Update Heat/Air Cond Outputs</i>
	JSR	LCD	<i>;Update LCD display</i>
	BRA	MAIN	<i>;End of main loop</i>




# *Interfaces*



# *Micro-controller examples*

AVR32






# Interfaces

## Micro-controller examples

### AVR32


- CPU: 32 bit RISC with DSP extensions.
- Clock: 66 MHz.
- Memory: up to 32 kB SRAM, up to 512 kB Flash
- Separate DMA bus for peripherals.
- Power: up to 120 mW (132  $\mu$ W in sleep)
- Nexus debug port.
- up to 113 GPIO with up to 7 PWM channels.
- 1 · 32 bit real time counter.
- 6 · 16 bit timers
- 1 · Ethernet, 1 · SSC, 4 · UART (incl. SPI)
- 8 · 10 bit ADC (SAR).
- 2 · DDC bitstream output ( $\Sigma$ - $\Delta$ ).





# Interfaces


## Alternative Processor Architectures: Parallax Propeller





# Interfaces

## Alternative Processor Architectures: Parallax Propeller (2006)






# *Interfaces*

## *Micro-controller examples*

# **STM32F40xxx**





# Interfaces

- Power dissipation:  $\approx 1\text{-}420 \text{ mW}$
- 2-168 MHz, 32-bit ARM Cortex-M4F Core
- 1 MB Flash, 192 KB RAM, MPU
- 3-axis accelerometer
- Audio interface with class D speaker driver
- USB OTG FS
- 12x 16-bit timers, 2x 32-bit timer
- Watchdog timer
- 16x DMA channels
- 2x CAN, 3x I2C, 3x SPI, 6x UART's,
- IEEE1588 (Precision Time Protocol)
- RTC, PLL
- 2x 12-bit DAC
- 3x 12-bit ADC (16 channels),
- Nested vectored interrupt controller
- Random number generator

***Micro-controller examples***

***STM32F40xxx***


***Discovery board***



© 2015 Uwe R. Zimmer




# Interfaces



*Micro-controller examples*

**MPC565**






# Interfaces

## *Micro-controller examples*

### **MPC565**

- **Power:** power dissipation: 0.8 - 1.12W, -40° - +125°C
- **CPU:** PowerPC core (incl. FPU & BBC), 56 MHz
- **RAM:** flash: 1 MB, static: 36 kB
- **Time processing units:** 3 (via dual-ported RAM)
- **Timers:** 22 channels (PWM & RTC supported)
- **A/D converters:** 40 channels, 10 bit, 250 kHz
- **Can-bus:** 3 TOUCAN modules
- **Serial:** 2 interfaces
- **Data link controller:**  
SAE J1850 class B communications module
- **Real-time embedded application development interface:** NEXUS debug port (IEEE-ISTO 5001-1999)
- **Packing:** 352/388 ball PBGA






# Interfaces

## *Micro-controller examples*

### *Time Processing Unit*

A special-purpose micro-controller:

- Independent  $\mu$ -engine.
- 16 digital I/O channels with independent match and capture capabilities.
- Meant to operate these I/O channels for timing control purposes.
- Predefined  $\mu$ -engine command set (ROM functions in control store).
- 2 · 16 bit time bases





# Interfaces

## ***Micro-controller examples***

### ***Time Processing Unit – Some predefined $\mu$ -engine functions***

Period- / Pulse-width accumulator	The period/pulse-width accumulator (PPWA) algorithm accumulates a 16 bit or 24 bit sum of either the period or the pulse width of an input signal over a programmable number of periods or pulses (from 1 to 255).
Stepper motor	The stepper motor (SM) control algorithm provides for linear acceleration and deceleration control of a stepper motor with a programmable number of step rates of up to 14.
Position-synchronized pulse generator	The PSP function generates pulses of variable length at specified "angles." Angle clock period is measured (in TCR1 clocks) using the PMA/PMM function on another channel.
Period measurement	This function measures the period (in TCR1 clocks) between regularly occurring input transitions and makes this period available for use by other functions or by the CPU (optional detection of misses and additional transitions).
Pulse-width modulation	The TPU can generate a pulse-width modulation (PWM) waveform with any duty cycle from zero to 100% (within the resolution and latency capability of the TPU).
Synchronized pulse-width modulation	Three different operating modes allow the function to maintain complex timing relationships between channels without CPU intervention.
Quadruple decode	QDEC uses two channels to decode a pair of out-of-phase signals in order to present the CPU with directional information and a position value.



# Interfaces

## *Micro-controller examples*

### *Time Processing Unit – Emulation Mode*

☞ Create your own  $\mu$ -engine

Refer the control store of the  $\mu$ -engine to the dual-ported RAM instead of the integrated ROM area and supply:


- Up to 16  $\mu$ -engine commands (functions).
  - In 2-8 kB of long-word (32 bit) organized memory.
  - Programmed in a 32 bit  $\mu$ -instruction format (explained next).
- ☞ The dual-ported RAM is then cut off from the CPU (the TPU parameter RAM is not affected)



# Interfaces


## *Micro-controller examples* *Time Processing Unit – $\mu$ instructions formats:*

1: Execution unit and RAM:





Operation groups:


2: Execution unit, flag, and channel control:




3: Conditional branch, flag, and channel control:



4: Jump, flag, and RAM:



5: Execution unit, immediate, and flag:






# Interfaces

## *Micro-controller examples* *Time Processing Unit – $\mu$ instructions formats:*

1: Execution unit and RAM:



Operation groups:

- Execution unit
- Channel control
- RAM
- Sequencer

RW	RAM	Read/Write Control
T1ABS	T1	A-Bus Source Control
T3ABD	T3	A-Bus Destination Control
SHF	AU	Shifter Control
SRC	Shift	Register Control
CCL	AU	Condition Code Latch Control
T1BBS	T1	B-Bus Source Control
CIN	AU	B-Bus Carry Control
BINV	AU	B-Bus Invert Control
IOM	RAM	Input/Output Mode Control
AIS	RAM	Address
DEC/END	SEQ	Decrementor / End Control




# Interfaces

## *Micro-controller examples*

### *Time Processing Unit – $\mu$ instructions formats:*

2: Execution unit, flag, and channel control:



Operation groups:

- Execution unit
- Channel control
- RAM
- Sequencer


ERW	RAM	Event Register Write Control
T1ABS	T1	A-Bus Source Control
T3ABD	T3	A-Bus Destination Control
SHF	AU	Shifter Control
TDL	CC	Transition Detect Latch Negation Control
MRL	CC	Match Recognition Latch Negation Control
T1BBS	T1	B-Bus Source Control
CIN	AU	B-Bus Carry Control
BINV	AU	B-Bus Invert Control
PAC	CC	Pin Action Control
LLS	CC	Link Service Latch Negation Control
PSC	CC	Pin State Control
FLC	CC	Flag Control
CIR	CC	Channel Interrupt Request
DEC/END	SEQ	Decrementor / End Control



# Interfaces


## *Micro-controller examples* *Time Processing Unit – $\mu$ instructions formats:*

3: Conditional branch, flag, and channel control:



Operation groups:

BCC	SEQ	Branch Condition Code Field
FLS	SEQ	$\mu$ PC Flush Control
BAF	SEQ	Branch Address Field
TBS	CC	Time Base Select Control
PAC	CC	Pin Action Control
BCF	SEQ	Branch Condition Control
PSC	CC	Pin State Control
FLC	CC	Flag Control
CIR	CC	Channel Interrupt Request
MTR	CC	Match/Transition Detect Service Request Inhibit Control






# Interfaces

## *Micro-controller examples* *Time Processing Unit – $\mu$ instructions formats:*

4: Jump, flag, and RAM:



Operation groups:

RW	RAM	Read/Write Control
NMA	SEQ	Next μPC Address Mode Control
FLS	SEQ	μPC Flush Control
BAF	SEQ	Branch Address Field
FLC	CC	Flag Control
LSL	CC	Link Service Latch Negation Control
IOM	RAM	Input/Output Mode Control
AIS	RAM	Address
DEC/END	SEQ	Decrementor / End Control


- █ Execution unit
- █ Channel control
- █ RAM
- █ Sequencer



# Interfaces


## *Micro-controller examples* *Time Processing Unit – $\mu$ instructions formats:*

5: Execution unit, immediate, and flag:



Operation groups:

T1ABS	T1	A-Bus Source Control
T3ABD	T3	A-Bus Destination Control
SHF	AU	Shifter Control
SRC	Shift	Register Control
CCL	AU	Condition Code Latch Control
T1BBI	T1	B-Bus Immediate Data
LSL	CC	Link Service Latch Negation Control
EQ/GE	CC	Match Compare Register Control
FLC	CC	Flag Control
CIR	CC	Channel Interrupt Request
DEC/END	SEQ	Decrementor / End Control






# Interfaces


## *Micro-controller examples* *Time Processing Unit – $\mu$ instructions formats:*

1: Execution unit and RAM:





Operation groups:


2: Execution unit, flag, and channel control:




3: Conditional branch, flag, and channel control:



4: Jump, flag, and RAM:



5: Execution unit, immediate, and flag:






# Interfaces

## Micro-controller examples

### Time Processing Unit – Example Code

One state of a function (example):



Functions are composed of one or multiple states.

☞ States are *atomic* instruction blocks,  
i.e. the scheduler will not interrupt.




# Interfaces

## Micro-controller examples

### Composing the $\mu$ engine:

Entities to consider:

- **States** : non-interruptible  $\mu$ -code-blocks.
- **Functions** : constructed of one or multiple states.
- **Channels** : 16 digital I/O lines with match and capture.
- **Priorities** of channels.
- **Timers** :  
2 · 16 bit time-bases.  
  
☞ Associate *functions*, *time-bases*, *channels* and *priorities*  
... and let it run!






# Interfaces

## *Micro-controller examples*

### *TPU Fixed scheduled, prioritized time slots*



Round Robin schedule for all runnable states inside each priority.


☞ No state will be starved.



# Interfaces

## *Micro-controller examples*

### *TPU Fixed scheduled, prioritized time slots*




Unused slots will be re-assigned according to priorities and channel numbers.



# Interfaces

## *Micro-controller examples*

### *TPU Fixed scheduled, prioritized time slots*



States have different and variable lengths.

☞ Calculating actual and maximal latencies requires full understanding of all states.



# Interfaces

## *Micro-controller examples*

### *Latencies on TPUs*

... for latencies of capture and match at each channel mind:

- only the time-base resolution (all channels are evaluated independently and in parallel).

... for the functions associated with individual channels mind the:


- number of active channels (max. 16).
- number of channels on each priority level (add max. 2  $\mu$ -cycles for each “state-switch”).
- number of available time slots on each priority level per full scheduler-cycle (4, 2, 1 slot{s}).
- number of  $\mu$ -cycles to execute individual states of a function (2  $\mu$ -cycles per  $\mu$ -instruction).
- number of RAM accesses during the execution of a state  
(each access may stall for 2 CPU-cycles).
- TPU clock cycle frequency.



# Interfaces

## *Micro-controller examples*

### *Determining actual TPU latencies*



Emulate the known executing ready times for all states.


☞ Add two  $\mu$ -cycles for each state switch.



# Interfaces

## *Micro-controller examples*

### *Determining actual TPU latencies*



Emulate the known memory access patterns for all states.


☞ Add two 2  $\mu$ -cycles for each memory access (potential stall times).



# Interfaces

## *Micro-controller examples*

### *Determining maximal TPU latencies*




- ☞ Assume all states on the same priority runnable at all times and run their maximal lengths.
- ☞ Assume the longest state out of all higher priorities runnable at all times.
- ☞ Assume the longest states on each lower priority runnable at all times.  
Deploy a set out of those states which will cause the longest latency.
- ☞ Determine the longest latency inside a full hyper-cycle.



# Interfaces

## *Micro-controller examples*

### *Determining maximal TPU latencies*




- ☞ Assume all states on the same priority runnable at all times and run their maximal lengths.
- ☞ Assume the longest state out of all higher priorities runnable at all times.
- ☞ Assume the longest states on each lower priority runnable at all times.  
Deploy a set out of those states which will cause the longest latency.
- ☞ Determine the longest latency inside a full hyper-cycle.



# Interfaces

## *Micro-controller examples*

### *Determining maximal TPU latencies*



- ☞ Assume all states on the same priority runnable at all times and run their maximal lengths.
- ☞ Assume the longest state out of all higher priorities runnable at all times.
- ☞ Assume the longest states on each lower priority runnable at all times.  
Deploy a set out of those states which will cause the longest latency.
- ☞ Determine the longest latency inside a full hyper-cycle.




# Interfaces

## *Micro-controller examples*

### *Time Processing Unit*

A special-purpose micro-controller:

- Independent  $\mu$ -engine.
- 16 digital I/O channels with independent match and capture capabilities.
- Meant to operate these I/O channels for timing control purposes.
- Predefined  $\mu$ -engine command set (ROM functions in control store).
- 2 · 16 bit time bases





# Interfaces

## *Micro-controller examples*

### *MPC565 : Time-base & Real-time clock*

- **64 bit time base**  
(driven by an external clock: e.g. 20 MHz  $\Rightarrow$  resolution: 50 ns; range:  $\sim$ 30,000 years).
- **Free running**  
(not influenced by any CPU action or resets).
- **2 reference registers**  
(used for compares and interrupt generation).
- **Real-Time clock**  
supplies full seconds (32 bit  $\Rightarrow$  range:  $\sim$ 136 years)  
(not affected by CPU, resets, and operates in all low-power modes).



# Interfaces

## *Micro-controller examples*

### *MPC565 : Interrupt controller*

- Handles up to 48 different sources  
(32 from internal modules, 8 from timers and clocks, and 8 external vectorized sources) and supply each of them with a unique interrupt-vector
- 8 interrupt levels are distinguished by the interrupt controller  
(32 interrupt levels are supplied by the internal modules, prioritized and vectorized interrupts are supplied by external sources)
- Latency: 20 clock cycles  
+ bus collisions + CPU state saving + tasking system overhead



# Interfaces

## *Micro-controller examples*

### **MPC565 : Nexus debug port (IEEE-ISTO 5001-1999)**

(Real-time embedded application development interface)

#### **On-Line mode:**

- **Program trace:** via branch trace messaging.
- **Data trace:** via data write messaging and data read messaging (can be reduced to selected areas).
- **Owner trace:** via ownership trace messaging (also indicates task creation and activation).
- **Run-time access** to memory map and special CPU registers.
- **Watchpoints:** CPU watchpoint status signals are snooped and transferred with high priority.

#### **Off-line mode:**

- **Read / Write access:** the READI module can take over the L-bus to manipulate data.
- **Access to all CPU registers** during halt.




# Interfaces

## *Micro-controller examples*

### **MPC565**

- **Power:** power dissipation: 0.8 - 1.12W, -40° - +125°C
- **CPU:** PowerPC core (incl. FPU & BBC), 56 MHz
- **RAM:** flash: 1 MB, static: 36 kB
- **Time processing units:** 3 (via dual-ported RAM)
- **Timers:** 22 channels (PWM & RTC supported)
- **A/D convertors:** 40 channels, 10 bit, 250 kHz
- **Can-bus:** 3 TOUCAN modules
- **Serial:** 2 interfaces
- **Data link controller:**  
SAE J1850 class B communications module
- **Real-time embedded application development interface:** NEXUS debug port (IEEE-ISTO 5001-1999)
- **Packing:** 352/388 ball PBGA





# Interfaces

## *Interface architectures*

### *Basic sampling control mechanisms*

- **Status driven:** the computer polls for information (used in dedicated micro-controllers and pre-scheduled hard real-time environments).
- **Interrupt driven:** The data generating device may issue an interrupt when new data had been detected / converted or when internal buffers are full.
  - **Program controlled:** The interrupts are handled by the CPU directly (by changing tasks, calling a procedure, raising an exception, free tasks on a semaphore, sending a message to a task, ...).
  - **Program initiated:** The interrupts are handled by a DMA-controller. No processing is performed. Depending on the DMA setup, cycle stealing can occur and needs to be considered for the worst case computing times.
  - **Channel program controlled:** The interrupts are handled by a dedicated channel device. The data is transferred and processed. Optional memory-based communication with the CPU. ↗ The channel controller is usually itself a dedicated µ-engine / -controller.



# Interfaces

## Interface architectures

### Handling device responses

Responses from devices can be:

- ☞ Immediate.
- ☞ With a constant delay or within a defined time-frame.
- ☞ Unpredictable / sporadic.

Device handlers may thus:

- ☞ Perform a ‘busy-wait’ for the response.
  - ☞ Reschedule the device-process by a constant delay.
  - ☞ Schedule the device-process periodically and employ different time-slots for sending control / data and receiving status / data.
  - ☞ React to triggers / calls / interrupts from the device.
- 
- ☞ The device handler can be implemented as a *process* / *interrupt routine* / *dedicated μ-controller* / *DMA-controller* or a mixture of those.



# Interfaces

## *Interface architectures*

### *Handling device responses*

☞ How to embed the unpredictable in predictable systems?

By providing the resources to cope with the assumed worst case  
(and fall back to a lower, yet safe functionality beyond that).

Concrete:

- Either the unpredictable events need to be **synchronized** with the remaining real-time tasks without violating real-time constraints.
- Or **exclusive processing resources** (e.g. a dedicated micro-controller) for a specific device need to be provided.



# Interfaces

## *Interface architectures*

## *Language requirements for interfaces*

### ☞ **Specify the device interface (protocol and formats) in all detail**

(candidates: Ada, CHILL, ERLANG, Modula-2, C, ...)

...or Macro-Assemblers level (if platform-independence or abstraction is not required)).

### ☞ **Handling asynchronous hardware messages (devices, timers, ...)**

Many different methods to implement a context-switch

(candidates: all languages with some real-time orientation:

PEARL, CHILL, ERLANG, Ada, RT-Java, POSIX, ...)

### ☞ The term “high-level languages” in the real-time interface context:

Allow for

**strong abstractions while being time and physics specific**

down to the actual level of interface realities



# Interfaces

## *Summary*

## *Converters & Interfaces*

- **Analogue signal chain in a digital system**
  - Sampling data, aliasing, Nyquist's criterion, oversampling
  - Quantization (LSB, rms noise voltage, SNR, ENOB), Missing codes, DNL, INL
- **A/D converters:**
  - Integrating (Single- / Dual-slope), Flash, Pipelined, SAR, Tracking,  $\Sigma\Delta$ ,  $\Sigma\Delta$  DDA, n-th order  $\Sigma\Delta$ .
- **Examples:**
  - Fast and simple A/D converter example: National Semiconductor ADC08200
  - Multi-channel A/D data logging interface example: National Semiconductor LM12L458
  - Simple 8-bit  $\mu$ -controller example: Motorola MC68HC05, Propeller.
  - Complex 32-bit  $\mu$ -controller examples: AVR32 and Motorola MPC565 (including TPUs).
- **General device handling / sampling control / language requirements**